

COVER PAGE

IGRVT-50 Payload EE


Schematic

Version: 1.0.0




Project: DAL_PDU	Sub-system: IGRVT-50		
Design by: KIEN HOANG	Sheet title: CoverPage.SchDoc	Sheet 1 of 15	
Checked by: BAO BUI	Document No: 1	Size: A3	
Approved by: VU PHAM	Revision: 1.0.0	Date: 8/7/2026	

eFuse_Transducer



eFuse_MCU



Project: DAL_PDU

Sub-system: IGRVT-50

Design by: KIEN HOANG

Sheet title: eFuse.SchDoc

Sheet 2 of 15

Checked by: BAO BUI

Document No: 2


Size: A3

Approved by: VU PHAM


Revision: 1.0.0

Date: 8/10/2026

5V TRANSDUCER



5V MCU



Project: DAL_PDU

Sub-system: IGRVT-50

Design by: KIEN HOANG

Sheet title: Buck 5V.SchDoc

Sheet 3 of 15

Checked by: BAO BUI

Document No: 3


Size: A3

Approved by: VU PHAM

Revision: 1.0.0

Date: 8/10/2026

5-12V BUCK



Project: DAL_PDU

Sub-system: IGRVT-50

Design by: KIEN HOANG

Sheet title: Buck 5-12V.SchDoc

Sheet 4 of 15

Checked by: BAO BUI

Document No: 4


Size: A3

Approved by: VU PHAM

Revision: *


Date: 8/10/2026

CAN



Project: DAL_PDU	Sub-system: IGRVT-50	
Design by: KIEN HOANG	Sheet title: CAN.SchDoc	Sheet 6 of 15
Checked by: BAO BUI	Document No: 6	Size: A3
Approved by: VU PHAM	Revision: *	Date: 8/7/2026

RS485



Project: DAL_PDU

Sub-system: IGRVT-50

Design by: KIEN HOANG

Sheet title: RS485.SchDoc

Sheet 7 of 15

Checked by: BAO BUI

Document No: 7


Size: A3

Approved by: VU PHAM

Revision: *


Date: 8/7/2026

POWER MONITORING




Project: DAL_PDU	Sub-system: IGRVT-50	
Design by: KIEN HOANG	Sheet title: PowerMonitor.SchDoc	Sheet 8 of 15
Checked by: BAO BUI	Document No: 8	Size: A3
Approved by: VU PHAM	Revision: *	Date: 8/7/2026

TEMPERATURE SENSOR



Project: DAL_PDU	Sub-system: IGRVT-50		
Design by: KIEN HOANG	Sheet title: TemperatureSensor.SchDocSheet 9 of 15		
Checked by: BAO BUI	Document No: 9	Size: A3	
Approved by: VU PHAM	Revision: *	Date: 8/7/2026	

MAX232



Project: DAL_PDU

Sub-system: IGRVT-50

Design by: KIEN HOANG

Sheet title: MAX232.SchDoc

Sheet 10 of 15

Checked by: **BAO BUI**

Document No: 10

Size: A3

Approved by: **VU PHAM**

Revision: *



Date: 8/7/2026

WATCHDOG

The diagram shows the wiring for a TPL5010QDDCT01 watchdog timer (U13). The chip has the following pins and connections:



- Pin 1 (VDD):** Connected to +5V through a 100nF capacitor (C88) and a 10k resistor (R59).
- Pin 2 (GND):** Connected to ground.
- Pin 3 (DELAY/M_RST):** Connected to ground through a 10k resistor (R61).
- Pin 4 (DONE):** Connected to ground through a 10k resistor (R60).
- Pin 5 (WAKE):** Connected to ground through a 22R resistor (R60).
- Pin 6 (RSTN):** Connected to ground through a 10k resistor (R60).

The chip is labeled U13 and has the text TPL5010QDDCT01 above it. The connections are color-coded: blue for power and ground, red for reset and wake signals, and green for DONE and RSTN signals.




Project: DAL_PDU	Sub-system: IGRVT-50	
Design by: KIEN HOANG	Sheet title: WatchDog.SchDoc	Sheet 11 of 15
Checked by: BAO BUI	Document No: 11	Size: A3
Approved by: VU PHAM	Revision: *	Date: 8/7/2026

I2C



LED



Project: DAL_PDU

Sub-system: IGRVT-50

Design by: KIEN HOANG

Sheet title: LED.SchDoc

Sheet 13 of 15

Checked by: BAO BUI

Document No: 13




Size: A3

Approved by: VU PHAM

Revision: *


Date: 8/7/2026

CONNECTOR



Project: DAL_PDU	Sub-system: IGRVT-50	
Design by: KIEN HOANG	Sheet title: Connectors.SchDoc	Sheet 14 of 15
Checked by: BAO BUI	Document No: 14	Size: A3
Approved by: VU PHAM	Revision: *	Date: 8/10/2026

HOLES



Project: DAL_PDU

Sub-system: IGRVT-50

Design by: KIEN HOANG

Sheet title: Mounting Holes.SchDoc

Sheet 15 of 15

Checked by: BAO BUI

Document No: 15

Size: A3

Approved by: VU PHAM

Revision: *

Date: 8/7/2026